Hello All:
According the SAMD10 datasheet, the Reset line is shared with PA28, and SWD lines with PA30/31.
However, looking at the I/O Multiplexing table, there is no mention of Reset and SDIO lines, so how is this supposed to work?
I mean, is Reset and SDIO lines selected by default? If the user wants to use PA28, how this is selected in the multiplexer? (PA28 is the default function...).
I worked with SAMD21 a lot, but in this case, it's not clear to me how this is supposed to work. Any help?
Thanks
Gus
SAMD10 Reset and SWD lines shared with GPIO lines
Moderator: nferre
- blue_z
- Location: USA
Post
Refer to the EXTCTRL register.
See section 6.2.2 for SWD configuration.
Regards
Re: SAMD10 Reset and SWD lines shared with GPIO lines
Instead of a multiplexer selection, the External Reset functionality must be disabled in the Power Manager subsystem.gussabina wrote:If the user wants to use PA28, how this is selected in the multiplexer?
Refer to the EXTCTRL register.
See section 6.2.2 for SWD configuration.
Regards
Return to “SAM D20 Cortex-M0+ MCU”
Who is online
Users browsing this forum: No registered users and 2 guests