TWI glitch filtering and slew limiting

Discussion around product based on ARM Cortex M3 core.

Moderators: nferre, ncollot

dougcl
Posts: 10
Joined: Tue Nov 04, 2014 5:09 pm

TWI glitch filtering and slew limiting

Thu May 11, 2017 8:30 am

Hi folks, it seems that AVR chips feature 50ns input glitch filtering and slew limiting of falling edges in their TWI devices. Looks like the ARM processors do not (SAM4L appears to be the only exception). With this in mind, has anyone found a buffer device (or circuit suggestion) to bring the ARM devices in line with the AVRs? Do you just need to make an AVR TWI transceiver?

Doug
dougcl
Posts: 10
Joined: Tue Nov 04, 2014 5:09 pm

Re: TWI glitch filtering and slew limiting

Tue May 23, 2017 10:44 pm

It seems the answer is to use a fast-mode compliant isolator like the PCA9517A. The isolator filters 50ns glitches and increases fall time.

Return to “SAM3 Cortex-M3 MCU”

Who is online

Users browsing this forum: No registered users and 1 guest